



---

**EE/CE 3320 DIGITAL CIRCUITS, Spring 2020**  
**Electrical and Computer Engineering**  
**Erik Jonsson School of Engineering & Computer Science at UTD**

**Professor:** Tooraj Nikoubin  
[Tooraj.Nikoubin@utdallas.edu](mailto:Tooraj.Nikoubin@utdallas.edu)

**Office Hours:** MW 11:30am – 12:30pm  
Tu 9:00am – 10:00pm or by appointment

**Room:** ECSN 3.904, (972)883-4759

**Location:** ECSS 2.415

**Time:** MW 10:00am–11:15am

**TA:** see elearning

**TA Email:** see elearning

---

● **Course Description**

The importance of digital circuits and systems cannot be overestimated in present day and age. Digital circuits form the basis for most of the electronic devices ranging from small electronic toys to large scale computers. Hence it is useful to understand how these circuits are designed and operate. All digital circuits operate using the same concepts that will be presented in this class. The only difference is in the complexity of the circuits.

● **Course Pre-requisites**

Prerequisites: EE 2310

● **Course Learning Objectives**

- Ability to design, analyze, and optimize combinational logic circuits
- Ability to design, analyze, and optimize synchronous sequential logic circuits
- Ability to conduct timing analysis on combinational and sequential logic circuits
- Ability to understand and apply practical aspects of digital design including datapath components
- Ability to understand logic gate implementations and their electrical properties

● **Course Material**

○ **Required Text Book:**

- Charles H. Roth, Jr. and Larry L. Kinney, "Fundamentals of Logic Design"

○ **References:**

- Frank Vahid: *Digital Design –with RTL Design, VHDL, and Verilog*, John Wiley Publishers. Second Edition, ISBN: 978-0-470-53108-2.
- S. Brown and Z. Vranesic, *Fundamentals of Digital Logic With Verilog Design*, McGraw-Hill Publishing. Second Edition, 2008

- All announcements and homework assignments will be posted online for this course. It is the responsibility of each student to check this web page at least once a week for new announcements and homework.

● **Academic Calendar**

- First Class Day: Monday, Jan. 13, 2020
- Last Class Day: Wednesday, April. 30. 2020
- Spring Break: March. 16 to 22, 2020
- 1<sup>st</sup> Exam: Monday Feb 17<sup>th</sup> 10:00am – 11:15am, ECSS 2.415,
- 2<sup>nd</sup> Exam: Monday Mar 23<sup>th</sup> 10:00am – 11:15am, ECSS 2.415,
- 3<sup>rd</sup> Exam: Final Exam schedule TBA (May 2 or 8)

- **Course Announcements and Homework Assignments**

Course announcements and homework assignments will be posted on the web page for this course and will not be handed out in the class. Sometimes homework provides practice to solve difficult problems. Students are welcome to discuss homework with the instructor and teaching assistants.

- **Grading Policy**

Final grades in this course will be based on several homework assignments and two examinations given throughout the semester and a final examination. No makeup examinations will be offered in this course. Any graded work can be disputed in writing *within one week* of the return of that work. Complete work will be re-graded.

The grading policy is:

Course Requirements and Corresponding Weight		
1	Test # 1	15%
2	Test # 2	15%
3	Final exam	35%
4	Project	10%
5	Homework and Quiz	25%

- **UT Dallas Policies and Procedures**

For all issues related to sharing confidential information, student conduct and discipline, academic integrity, student grievance, incomplete grade, and other student related university policies please refer to this page: <http://go.utdallas.edu/syllabus-policies>

- **List of Topics (subject to base on the progress of the class)**

No.	Topic	Text Section # [Online Section #]
1	<b>Introduction</b>	<b>PPT</b>
2	<b>Digital Logic Design Fundamentals (Review)</b> a. Review: Truth tables, Boolean algebra and algebraic proofs, AND-OR, OR-AND, NAND, NOR, XOR, XNOR circuits d. Logic minimization (SOP and POS forms) e. Karnaugh Map f. Transistor Level Realization of the logic gates g. Timing analysis of the circuits	PP. 1-12, 36-52, pp. 94-104 pp. 134-153 <b>PPT</b> <b>PPT</b>
3	<b>Quine-McClusky Method</b>	pp. 173-184
4	<b>Multi-level gate circuits</b> a. AND-OR, OR-AND (AOI & OAI) b. NAND-NAND & NOR-NOR configurations c. Other configurations	pp. 199-217 <b>PPT</b> 206 <b>PPT</b>
5	<b>Combinational circuit design and simulation</b> a. Design of the circuit with limited fan-in b. Gate delays and timing diagrams c. Hazards in combinational logic	pp. 229-242 229 232 240
6	<b>Multiplexers, Decoders, and Programmable Logic Designs</b> a. Multiplexers b. Three-state buffers c. Decoders and Encoders d. Read-Only Memories e. Programmable Logic devices f. Complex programmable logic devices g. Field-Programmable Gate Arrays c. Binary Adders and Subtractors, d. Comparators	pp. 260-285 261 265 268 271 275 280 282 <b>PPT</b> <b>PPT</b>
7	<b>Coding</b> a. BCD, Aiken, Excess 3, Gray, and some other codes	<b>PPT</b>

	<ul style="list-style-type: none"> <li>b. Code converters (like Decimal to BCD convertor)</li> <li>c. 7-segment display</li> <li>d. Even parity and error detection</li> <li>e. BCD Adder and subtractor</li> </ul>	
<b>8</b>	<b>Combinational logic design using Verilog</b> Hamming with even parity (First Project)	(Video Tutorials) <b>PPT</b>
<b>9</b>	<b>Latches and Flip-Flops, Buffer, shift Register</b> <ul style="list-style-type: none"> <li>a. Set-Reset Latch</li> <li>b. Gate Latches</li> <li>c. Edge-Triggered D Flip-Flop</li> <li>d. S-R Flip-Flop</li> <li>e. J-K Flip-Flop</li> <li>f. T Flip-Flop</li> <li>g. Buffer, Shift Register</li> </ul>	pp. 331-354 338 342 346 349 350 351 380
<b>10</b>	<b>Counters and Counter design</b> <ul style="list-style-type: none"> <li>a. Design of BCD Counter</li> <li>b. Design of Binary Counter</li> <li>c. Count up and Count down counter</li> <li>d. Counter design with D, T, RS and JK Flip-Flops</li> <li>e. Counters for other sequences</li> </ul>	<b>PPT</b> 384 <b>PPT</b> 395 389
<b>11</b>	<b>Analysis of clocked sequential circuits</b> <ul style="list-style-type: none"> <li>a. Frequency dividers</li> <li>b. Timing analysis of counters</li> <li>c. Timing analysis of synchronous and asynchronous circuits</li> <li>g. Sequential logic design using Verilog</li> </ul> Programable Timer (Second Project)	<b>PPT</b> <b>PPT</b> <b>PPT</b> <b>PPT</b> Video Tutorial <b>PPT</b>
<b>12</b>	<b>Derivation of state Graphs and State Tables (State Machines)</b> <ul style="list-style-type: none"> <li>a. Design of Sequence Detector</li> <li>d. More complex Design Problems</li> <li>e. Guidelines for Construction of State Graph</li> <li>f. Elimination of Redundant States</li> <li>g. Equivalent states</li> <li>h. Determination of state equivalence using an implication table</li> <li>i. Timing analysis of state machines</li> </ul>	453-497 457 463 467 505 507 509 <b>PPT</b>
<b>13</b>	<b>Datapath Components</b> <ul style="list-style-type: none"> <li>a. serial adders and subtractors with accumulator</li> <li>b. design of binary multipliers and dividers</li> <li>c. <i>Review</i>: Number system</li> <li>b. Signed number representation</li> <li>d. Comparators</li> <li>e. N-bit Multiplexer</li> <li>f. Arithmetic-Logic Unit (ALU)</li> <li>g. Combinational Shifter</li> <li>h. Multipliers and Divider</li> <li>i. Register File</li> <li>j. Counters and Timers</li> <li>k. Fixed-Point Representation &amp; Arithmetic</li> <li>l. Floating-Point Representation &amp; Arithmetic</li> </ul>	629 633 1-8 16 <b>PPT</b> <b>PPT</b> <b>PPT</b> <b>PPT</b> <b>PPT</b> <b>PPT</b> <b>PPT</b> <b>PPT</b>
<b>14</b>	<b>Advanced Topics</b> <ul style="list-style-type: none"> <li>• Hazard, Race, CLK-Skew</li> <li>• Carry Lookahead Adder</li> <li>• Parallelism: Pipelining and Concurrency</li> </ul>	<b>PPT</b> <b>PPT</b> <b>PPT</b>

**Note 1:** *Some topics from the course syllabus are not fully covered in any text book.*

**Note 2:** *The descriptions and timelines contained in this syllabus are subject to change at the discretion of the Professor.*

### **Note 3: Syllabus – Corona Modifications for the rest of semester**

- **Grading Policy:** There is no change on the items and their percentages,

Course Requirements and Corresponding Weight		
1	Test # 1	15%
2	Test # 2	15%
3	Final exam	35%
4	Project	10%
5	Homework and Quiz	25%

- **But for the students who may have a problem with Verilog installation on their personal system, you have three following options:**
  1. *Using remote access tools to UTD server for running circuit simulator (Contact your TAs for help)*
  2. *Using another digital circuit simulator for running your project,*
  3. *In worse case, you can replace your project with extra homework for each project*

**In the second and third cases you need to contact your professor before the deadline,**
- **Office hours of Professor, TAs, and Tutors:**
  1. *They will be available during their office hours via Webex or Blackboard Collaborate (in elearning system)*
  2. *You will find a text tutorial on elearning how to use these systems*
- **Lectures & in-class quizzes: to be continued via Webex (or Blackboard Collaborate) starting April 1**

*In this regard,*

  1. *you will have access to your lecture videos two days before class time via elearning/youtube*
  2. *After watching videos: you will provide a list of your questions and upload on the blackboard (this will be recorded as your class activities like quizzes)*
  3. *in-class time: I will answer your questions*
  4. *in-class time: you may have quiz*
- **Homework, Quiz, second test and final exam date**
  1. *second test date: is April 6<sup>th</sup>*
  2. *Final exam date: is based on the final exam schedule without change*
  3. *Homework process: via elearning without change*
  4. *In-class quizzes: via elearning*